

Microstructure and electrical properties of ferroelectric  $\text{Pb}(\text{Zr}_{0.53}\text{Ti}_{0.47})\text{O}_3$  films on Si with  $\text{TiO}_2$  buffer layers

This article has been downloaded from IOPscience. Please scroll down to see the full text article.

2000 J. Phys.: Condens. Matter 12 9189

(<http://iopscience.iop.org/0953-8984/12/43/309>)

View [the table of contents for this issue](#), or go to the [journal homepage](#) for more

Download details:

IP Address: 171.66.16.221

The article was downloaded on 16/05/2010 at 06:56

Please note that [terms and conditions apply](#).

## Microstructure and electrical properties of ferroelectric $\text{Pb}(\text{Zr}_{0.53}\text{Ti}_{0.47})\text{O}_3$ films on Si with $\text{TiO}_2$ buffer layers

Xiaohua Liu, Z G Liu, J Yin and J M Liu

Laboratory of Solid State Microstructures, Nanjing University, Nanjing 210093, People's Republic of China

Received 4 May 2000, in final form 5 September 2000

**Abstract.**  $\text{Pb}(\text{Zr}_{0.53}\text{Ti}_{0.47})\text{O}_3$  (PZT) thin films were prepared on p-type Si(100) substrates with  $\text{TiO}_2$  buffer layers. Both the PZT films and  $\text{TiO}_2$  buffer layers were deposited by the pulsed laser deposition technique using a KrF excimer laser. The depth profile of the constituent elements observed by Auger electron spectrometry (AES) showed that  $\text{TiO}_2$  buffer layers effectively prevented interdiffusion between PZT and Si substrates. The capacitance–voltage ( $C$ – $V$ ) characteristics of the Pt/PZT/ $\text{TiO}_2$ /Si structures exhibited ferroelectric switching properties and a memory window of about 2.0 V at an applied voltage of 6.0 V.

### 1. Introduction

Recently, ferroelectric materials such as  $\text{Pb}(\text{Zr}_{0.53}\text{Ti}_{0.47})\text{O}_3$  (PZT) have been extensively studied for dynamic random access memory (DRAM) and nonvolatile memory applications [1, 2]. In particular, the ferroelectric field-effect transistors (ferroelectric FETs), in which the gate with metal/ferroelectric/semiconductor (MFS) structure is controlled by the spontaneous polarization of ferroelectric materials are expected to be one of the leading candidates for future nonvolatile memory devices [3], because of their fast switching speed, nonvolatility, tolerance against radiation and high integrated density. In order to realize ferroelectric FETs, preparation of ferroelectric/Si structures with a sharp interface is essential. However, it is very difficult to deposit the ferroelectric PZT films directly on silicon substrates without interfacial reaction, because Pb is highly reactive with Si and easily diffuses into the Si substrates. Therefore, an insulating buffer layer preventing interdiffusion of Si and Pb is necessary for PZT film deposition on Si substrates. Thus many kinds of buffer layer such as yttrium stabilized zirconia (YSZ) [4],  $\text{CeO}_2$  [5],  $\text{MgO}$  [6] and  $\text{SrTiO}_3$  [7] films have been proposed for the suppression of the diffusion at the interface between ferroelectric materials and Si substrates. But it was found that devices with these buffer layers have large absorption currents due to the high density of crystalline defects or carrier traps existing in the interface of Si and buffer [8]. So selecting a suitable buffer layer and corresponding processing conditions is still essential to improve the performance of ferroelectric FETs.

In this study, a buffer layer of  $\text{TiO}_2$  was used for  $\text{Pb}(\text{Zr}_{0.53}\text{Ti}_{0.47})\text{O}_3$  (PZT) growth on Si substrates by pulsed laser deposition (PLD). We expected that the thin  $\text{TiO}_2$  films formed by PLD would serve as a diffusion barrier and result in a high quality  $\text{TiO}_2$ /Si interface with low interface trap density. The crystalline properties for the PZT/ $\text{TiO}_2$ /Si structure and its electrical properties will also be presented.

## 2. Experiment

The substrates with a dimension of 1 cm × 1 cm were cut from the (100) oriented n-type silicon wafers with 4–5 Ω cm resistivity and 500 μm thickness. They were degreased and sequentially boiled in NH<sub>4</sub>OH/H<sub>2</sub>O<sub>2</sub>/H<sub>2</sub>O (1:1:5) solution followed by dipping in diluted HF and rinsing with deionized water. Then, the substrates were soaked in a hot solution of HCl/H<sub>2</sub>O<sub>2</sub>/H<sub>2</sub>O (3:1:1) followed by dipping in a diluted HF solution to remove the surface oxide layer.

Both TiO<sub>2</sub> buffer layers and PZT thin films were deposited by PLD. A KrF excimer laser, operating at a wavelength of 248 nm and at pulse duration of 30 ns, was used. Targets used for deposition of TiO<sub>2</sub> layers were 1.5 centimetre diameter polycrystalline TiO<sub>2</sub> targets fabricated by sintering cold pressed TiO<sub>2</sub> powder pellets at 1400 °C for 10 h in air. Those for PZT films were made by conventional solid state reaction. The starting materials including ZrO<sub>2</sub>, TiO<sub>2</sub> and excess PbO were ball milled for 24 hours, and preheated at 800 °C for 5 hours in air. The pellets pressed under 18 MPa pressure were sintered at 1100 °C for 2 hours.


The laser beam of 200 mJ average pulse energy was focused at a 45° angle onto the target by an ultraviolet grade plano-convex lens. The repetition rate was fixed at 5 Hz for both TiO<sub>2</sub> layers and PZT films. The laser fluence was maintained at 2.0–2.5 J cm<sup>-2</sup> by adjusting the lens-to-target distance. The TiO<sub>2</sub> and PZT targets were mounted on the same target holder at the same time for the *in situ* multilayer deposition by PLD. The Si substrate was placed on a metal substrate stage parallel to the target at a distance of 40 mm. Before deposition, the growth chamber was first evacuated to a base pressure of about 5 × 10<sup>-4</sup> Pa using a turbomolecular pump. At the base pressure the TiO<sub>2</sub> films were deposited at room temperature for 30 s, followed by a deposition at 700 °C and 15 Pa O<sub>2</sub> pressure for 90 s. The total thickness of the TiO<sub>2</sub> layer obtained this way was around 50 to 60 nm. In order to improve the electrical properties of TiO<sub>2</sub>/Si structures, as-grown TiO<sub>2</sub> thin films on Si substrates were annealed *in situ* at 750 °C in an oxygen atmosphere for 30 min. After the annealing, PZT films 300 nm thick were deposited at a deposition rate of about 20 nm min<sup>-1</sup> at 30 Pa O<sub>2</sub> pressure and substrate temperature 650 °C followed by annealing at the same temperature and 0.6 atm O<sub>2</sub> pressure for 10 minutes in the same chamber. During deposition, the substrates and target rotated at a speed of 8 and 15 rpm, respectively, to achieve a uniform temperature distribution on the substrate, and a uniform ablation rate on the target and eventually uniform film growth on the substrates. For electrical measurements, the top platinum electrodes having a diameter of 200 μm were deposited on PZT film using a shadow mask at room temperature by PLD. Platinum films were also deposited on the back surface of Si as the back electrode. Prior to Pt deposition, the native Si oxide was removed by a standard HF etching. After the electrode formation, annealing at 400 °C in an oxygen atmosphere was carried out for 30 min in order to obtain the ohmic contact.

X-ray diffraction (XRD) with Cu Kα measurement was performed to investigate the crystallographic structure of the PZT/TiO<sub>2</sub>/Si structure. Auger electron spectrometry (AES) was applied to study interdiffusion of constituent elements. Polarization–electric field (*P–E*) and capacitance–voltage (*C–V*) measurements were employed to study its electrical properties.

## 3. Results and discussion

PZT films generally have two types of structure, i.e. the perovskite phase showing ferroelectricity and the pyrochlore phase showing no ferroelectricity. The former is commonly crystallized at higher temperatures than the latter. Figure 1 shows the x-ray diffraction patterns using Cu Kα radiation for our PZT films formed on the above-mentioned TiO<sub>2</sub> buffer layers. Diffraction peaks originating prominently from the (101), (111) and (211) perovskite PZT

planes are observed at  $2\theta$  of 31.0, 38.2 and 55.0° respectively, in addition to those due to substrates and platinum electrodes, and no pyrochlore phase could be observed. The appearance of weak peaks around 29 and 34° could be due to a small amount of the excess PbO<sub>2</sub>.



**Figure 1.** X-ray diffraction patterns (Cu K $\alpha$ ) of PZT/TiO<sub>2</sub> structures deposited on p-Si(100) substrates by PLD.

To investigate the effect of deposition temperature for PZT, we have tried different deposition temperatures from 400 to 800 °C. The XRD patterns (not shown here) indicate that at temperatures lower than 500 °C, the films are amorphous. When the temperature is between 500 and 750 °C, other phases such as the pyrochlore phase PZT, ZrO<sub>2</sub> and Ti<sub>3</sub>O<sub>5</sub> appear. However, when the temperature is higher than 750 °C, the serious volatility of Pb results in weakness of the XRD peaks of PZT.

Figure 2 shows the  $P$ - $E$  loop of the Pt/PZT/TiO<sub>2</sub>/p-Si(100) structure, indicating a nonsaturating  $P$ - $E$  behaviour with a small remanent polarization ( $\sim 0.9 \mu\text{C cm}^{-2}$ ). This feature is ascribed to the fact that because of the very large dielectric constant of PZT, the capacitance of the ferroelectric layer is much larger than that of the insulator layer, therefore, the electric field in PZT is too small to make the  $P$ - $E$  hysteresis loop sufficiently saturate. This result is similar to those reported using the Au/SrBi<sub>2</sub>Ta<sub>2</sub>O<sub>9</sub>/nitride/Si structure [9] and is consistent with the theoretical analysis [10].

Figure 3 shows a typical curve of the 1 MHz  $C$ - $V$  characteristic for the Pt/PZT/TiO<sub>2</sub>/p-Si(100) structure. The measurement was performed in the dark and at room temperature. The capacitances were measured with the dc bias voltage from +6 V to -6 V and from -6 V to +6 V with a rate of 85 mV s<sup>-1</sup>. The clockwise  $C$ - $V$  hysteresis loop indicated by arrows in the figure is observed. This suggests that the hysteresis resulted from the switching of the ferroelectric polarization of PZT films, rather than charge trapping. The memory window, i.e. the difference of the bias voltage near the flat band capacitance of the loop, is 2.0 V under the bias condition shown in figure 3. This memory window satisfies the practical application of




Figure 2. The polarization versus electric-field curve of the Pt/PZT/TiO<sub>2</sub>/p-Si(100) structure.





Figure 3. Typical 1 MHz  $C$ - $V$  characteristics of the Pt/PZT/TiO<sub>2</sub>/p-Si(100) structure.

nondestructive read out (NDRO) ferroelectric random access memories (FRAMs) operating at low voltage [11].

At first sight it may seem hard to understand that such a small remanent polarization could induce such a large memory window. In fact, however, the memory window depends on the coercive electric field applied to the PZT/TiO<sub>2</sub> structure and is insensitive to the remanent polarization. Polarization as small as of the order of  $0.1 \mu\text{C cm}^{-2}$  is enough for controlling the Si surface potential. This is also consistent with the theoretical prediction proposed by Miller

and McWhorter [10].

The current density–voltage ( $J$ – $V$ ) measurement showed a typical leakage current density of about  $10^{-7}$  A cm<sup>-2</sup> even at 10 V for the Pt/PZT/TiO<sub>2</sub>/Si structure and the fatigue test showed that the  $C$ – $V$  memory window remains practically unchanged after  $10^7$  cycles of switching.



**Figure 4.** AES depth profiles of Pb, Zr, O, Ti, Si in the PZT/TiO<sub>2</sub>/p-Si(100) structure.

Figure 4 shows the depth profiles of constituent elements such as O, Pb, Zr, Ti and Si in PZT/TiO<sub>2</sub>/Si structures measured by AES. It can be seen that the interdiffusion of Si atoms into PZT layer and Pb atoms into Si substrates are barricaded by TiO<sub>2</sub> thin films and the PZT/TiO<sub>2</sub>/Si structure has a sharp interface microstructure. This result suggests that TiO<sub>2</sub> is a suitable buffer layer for the application of metal/ferroelectric/insulator/semiconductor field effect transistors (MFIS-FETs).

#### 4. Conclusions

We have studied the growth of PZT films on Si substrates with TiO<sub>2</sub> buffer layers using PLD. It was found from the AES measurements that TiO<sub>2</sub> thin films can act as an effective barrier to prevent the interdiffusion between PZT layers and Si substrates. Furthermore, we have demonstrated ferroelectric properties of PZT films grown on Si by using a TiO<sub>2</sub> buffer layer. In the capacitance–voltage ( $C$ – $V$ ) characteristics of Pt/PZT/TiO<sub>2</sub>/p-Si(100) structures, a hysteresis loop with clockwise trace was observed and the memory window was about 2.0 V. Therefore, it can be concluded that the PZT/TiO<sub>2</sub>/Si structure prepared in this work is promising for fabrication of ferroelectric FETs.

#### Acknowledgments

This work was supported by a grant from the State Key Programme for Basic Research of China and the National Natural Science Foundation of China.

**References**

- [1] Sugibuchi K, Kurogi Y and Endo N 1975 *J. Appl. Phys.* **46** 2877
- [2] Araujo C A and Taylor G W 1991 *Ferroelectrics* **116** 215
- [3] Moll J L and Tarui Y 1963 *IEEE Trans. Electron Devices* **10** 338
- [4] Fukumoto H, Imura T and Osaka Y 1988 *Japan. J. Appl. Phys.* **27** L1404
- [5] Hirai T et al 1994 *Japan. J. Appl. Phys.* **33** 5219
- [6] Song H W, Lee J S, Kim D W, Lee W J, No K and Kim K H 1998 *J. Korean Phys. Soc.* **32** 1562
- [7] Tokumitsu E, Itani K, Moon B K and Ishiwara H 1995 *Japan. J. Appl. Phys.* **1** **34** 5205
- [8] Wu S Y 1974 *IEEE Trans. Electron Devices* **21** 499
- [9] Han Jin-Ping and Ma T P 1998 *Appl. Phys. Lett.* **72** 1185
- [10] Miller S L and McWhorter P J 1992 *J. Appl. Phys.* **72** 5999
- [11] Kinney W 1994 *Integr. Ferroelectr.* **4** 131